High Voltage, High Efficiency, 100W Buck Converter

Features

- 667 kHz Switching Frequency
- Optimal High Efficiencies for 3.3 V to 21 V Vout
- Maximum Output Current of 5 A
- Wide Input Voltage Range: 7 V to 27 V
- Selectable Soft Start Times
- OCP/OVP/OTP Protections
- Programmable UVLO
- 4 mm x 4 mm QFN Package

Applications

- VBUS Supply Generation for USB-PD Ports:
 - Multiple Output USB-PD Chargers
 - Charging Hubs
 - Displays and Televisions
 - Laptop Docking Stations
- High Voltage POL Supplies

Product Description

The SZDL3105A/B devices are fully integrated high efficiency synchronous buck DC/DC converter intended as general-purpose PoL devices that may be paired with a USB Port Controller in USB applications. Both devices are optimized for the highest efficiency performance, including dual input LDOs for self-bias, across a wide output voltage range.

The SZDL3105B is designed to supply the full range VBUS rail for USB-PD ports and can be controlled by popular USB-PD controllers or fast charging devices. On start-up, the SZDL3105B device employs an internal feedback path to allow smooth regulation until an external PD controller powers up and becomes available to regulate the output voltage. Following this initial start-up period, the SZDL3105B disconnects the internal FB divider. The SZDL3105A device expects feedback exclusively from an external resistor divider for output voltage regulation.

The SZDL3105A and SZDL3105B are both available in a compact 4 mm x 4 mm custom QFN package, delivering high power density with a minimal number of external components.

Application Diagram




Figure 1. Typical SZDL3105B USB-PD Port Application Diagram

Contents

Features	1
Applications	1
Product Description	1
Package Pinout	3
Pin Definitions	3
Functional Block Diagram	4
Absolute Maximum Ratings	5
Thermal Information	6
Recommended Operating Conditions	6
Electrical Characteristics	7
Electrical Characteristics (continued)	8
Functional Description	9
Application Design Guide	14
Typical Application Diagrams	18
Product Ordering Information	21
Product Image	21
Package Dimensions	22
Bottom Side Pad Dimensions	23
Revision History	24

Figures

FIGURE 1. TYPICAL SZDL3105B USB-PD PORT
APPLICATION DIAGRAM1
FIGURE 2. PACKAGE PINOUT - TOP VIEW3
FIGURE 3: FUNCTIONAL BLOCK DIAGRAM4
FIGURE 4. SZDL3105B INTERNAL DIVIDER SWITCH
TIMING DETAIL11
FIGURE 5. EXAMPLE PCB LAYOUT – TOP SIDE
PLACEMENT AND ROUTING12
FIGURE 4. LAYOUT CONSIDERATIONS12
FIGURE 6: INPUT RMS CURRENT14
FIGURE 7: TYPE-3 COMPENSATION FEEDBACK
NETWORK16
FIGURE 8: TYPICAL SCHEMATIC WITH A WT6633P
PD CONTROLLER18
FIGURE 9 TYPICAL SCHEMATIC WITH CYPRESS
CYPD3175 PD CONTROLLER19
FIGURE 10 TYPICAL SCHEMATIC WITH A CHY103
QUICK CHARGE CONTROLLER20
FIGURE 11: SZDL3105A/B PRODUCT IMAGE21
FIGURE 12: PACKAGE DIMENSIONS – BOTTOM VIEW
22
FIGURE 13: BOTTOM VIEW - PAD DIMENSIONS 23

Package Pinout




Figure 2. Package Pinout - Top View

Pin Definitions

Pin#	Name	Description
1	AVIN	Input voltage to the buck converter for analog circuits, internally derived from and matching VIN amplitude. Connect to an effective minimum 1 uF bypass capacitor to ground.
2	EN	Analog control input. A potential higher than the UVLO threshold enables switching operation and output soft start process. A potential lower than the shutdown threshold places the device in a low power state. Decouple with one 1 nF to 100 nF capacitor placed close to the part. See the Functional Description paragraph for a more detailed explanation of its operation.
3	COMP	Compensation error amplifier output. Connect to RC network to ground. See the Applications Information section for recommendations.
4	FB	Feedback input pin, nominally regulated to 1.25 V. For the SZDL3105A: connect to the tap of a VOUT-to-AGND resistor divider. For the SZDL3105B: connect to the analog feedback control output of a USB Port Controller and optionally (refer to Port Controller requirements) to the tap of a VOUT-to-AGND resistor divider network
5	VOUT	Voltage sense line from regulated output of converter and secondary input to internal LDOs.
6	RC0	Analog input. A resistor to ground sets the soft start time (tss).
7	PGOOD	Power good output signal. Active high, open drain output. Connect to pullup resistor to VREG.
8	GND	Connect to ground.
9	BOOT	Bootstrap high side driver voltage supply. Connect to 0.1 uF capacitor to PH node.
10-12	PH	Phase (switch) node of the buck converter's output FETs. Connect to output inductor.
13-16	VIN	Input voltage to the buck converter's output FETs (high side drain). Locally decouple with 1 uF + 0.1 uF capacitors, followed by sufficient capacitors to provide required input RMS current.
17-20	PGND	Power ground connection of output FETs (low side source). Connect to ground.
21	VREG	Internal 3.45 V LDO output. Connect to an effective minimum 2.2 uF bypass capacitor to ground.
22,24,25	AGND	Connect to ground.
23	AVREG	Internal 3.4 V LDO output. Connect an effective minimum 2.2 uF bypass capacitor to ground.

Functional Block Diagram




Figure 3: Functional Block Diagram

Absolute Maximum Ratings

(Ta = 25 °C Unless Otherwise Specified.) (1)

Parameter	Symbol	Conditions	Min.	Max.	Units
Input Supply Voltage (DC)	$V_{AVIN,}V_{VIN}$	Relative to PGND	-0.3	28	
V _{PH} (AC, <10 ns)	V _{PH}	Relative to PGND	-2	35	V
I/O Pins	V_{EN}, V_{PGD}	Relative to AGND	-0.3	6]
Storage Temperature Range	T _{STG}		-50	150	
Junction Temperature	TJ		-40	150	°C
Electrostatic Discharge Rating (2)	V _{ESD}	HBM, Human Body Model per ANSI/ESDA/JEDEC JS- 001, all pins	-2000	2000	V

Notes:

- Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device.
 These are stress ratings only and functional operation of the device at these or any other conditions beyond
 those indicated under recommended operating conditions is not implied. Exposure to absolute maximum rated
 conditions for extended periods may affect device reliability.
- 2) JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin.

Thermal Information

Parameter	Symbol	Min.	Тур.	Max.	Units
Thermal Resistance Junction to Ambient (1)(2)	R _{ΘJA}		22		
Thermal Resistance Junction to Top of Package (2)	R _{OJC(TOP)}		10.4		
Thermal Resistance Junction to Board (2)	R _{OJB}		3.7		°C/W
Thermal Characterization Parameter - Junction to top (2)	Ψ_{JT}		0.5		C/VV
Thermal Characterization Parameter – Junction to bottom case (2)	$\Psi_{JC ext{-BOT}}$		0.5		
Thermal Characterization Parameter - Junction to board (2)	Ψ_{JB}		3.7		

Notes:

- 1) JEDEC board (FR4, 2S2P) with four thermal vias on PGND pad to inner PGND plane per JESD51-5.
- 2) Based upon simulations.

Recommended Operating Conditions

(Ta = 25°C Unless Otherwise Specified.) (1)

Parameter	Symbol	Conditions	Min.	Max.	Units
Power Stage Input Supply Voltage (2)	V _{AVIN} , V _{VIN}	Relative to PGND	7	27	V
Output Currents	I _{OUT-DC}	DC, Continuous		5	Α
Operating Junction Temperature	TJ		-40	125	°C

Notes:

- 1) Device functionality is not guaranteed outside the recommended operating conditions.
- 2) Attention to proper VIN and AVIN pins input supply bypassing and tight PCB layout must be observed to keep the peak voltage of any ringing on the phase node, at the PH pins, below the Absolute Maximum Ratings above.



Electrical Characteristics

Unless otherwise noted, VIN = 24 V, F_{SW} = 667 kHz, I_{LOAD} =0, COUT = 50 μ F, LOUT = 3.3 μ H, T_{J} = -40 °C to 125 °C.

Parameter	Symbol	Condition	Min.	Тур.	Max.	Units	
Input Power Supply	Input Power Supply						
Cupply Current (abutdown)	I _{AVIN_SD}	V _{EN} =0 V		25	55	_	
Supply Current (shutdown)	I _{VIN_SD}	VEN=U V				μΑ	
Supply Current (UVLO)	I _{AVIN_UVLO}	V _{EN_SDH} < V _{EN} < (V _{EN_UVLO} -		2,000	TBD		
Supply Current (OVEO)	I _{VIN_UVLO}	$V_{EN_UVLOhys}$), $V_{OUT} = 0$			10	μΑ	
VIN Supply Current (Operating)	I _{IN}	V _{OUT} =5V, I _{LOAD} =0, V _{EN} > V _{EN_UVLO} ; Fsw=0.67 MHz		2.3	TBD	mA	
Switching Operation							
Switching Frequency, CCM operation	F _{sw}	312 k $\Omega \le R_{RC0} \le 723$ k Ω , $T_A = 25$ °C, $V_{OUT} = 5V$		667		kHz	
Minimum ON Time	T _{ON_MIN}	Note 1		26		ns	
Minimum OFF Time	T _{OFF_MIN}	Note 1		70		ns	
Protection	_	,		1	1	1	
Output Under-Voltage (UVP)	V _{OUT_UVP}			80		%	
Output UVP Hysteresis	V_{OUT_hys}			5		%	
Output Current Limit (OCP)	I _{LIM}		TBD	6.3		Α	
Thermal Shutdown (OTP)	T _{SD}	Note 1		150		°C	
Thermal Shutdown Hysteresis	T _{HYS}	Note 1		20		°C	
Input Over Voltage	V _{AVIN_OVP}			28		V	
Input Over Voltage Hysteresis	$V_{\text{AVIN_OVPhys}}$			0.2		V	
Output Protection UVP/OCP/OTP, Input OVP, Hiccup Delay	t _{VOUT_PDLY}	Following a cleared fault condition		32		ms	
Protection Soft-Start Delay	t _{DLY}			40		% of t _{SS}	
Reference and Soft Start	T		1	ı	ı	ı	
Feedback Voltage	V _{REF}	V _{REF} , as regulated at FB pin	TBD	1.25	TBD	V	
Soft Start Time Accuracy	t _{SS}	Nominal value selectable by R _{RC0}	-30		+30	%	
Enable Logic Input							
EN shutdown threshold	V _{EN_SDH}		TBD	0.72	TBD	V	
EN shutdown threshold hysteresis	V _{EN_SDhys}			130		mV	
EN UVLO threshold	V _{EN_UVLO}	AVIN > ~4.5V	TBD	1.28	TBD	V	
EN UVLO threshold hysteresis	$V_{EN_UVLOhys}$	AVIN > ~4.5V		130		mV	
EN UVLO Hiccup Delay	V _{EN_UVLOdly}			1		ms	
EN input bias current	I _{EN_IN}	V _{EN} = 1.5 V		10		nA	

Electrical Characteristics (continued)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Units	
LDO Voltages	LDO Voltages						
Internal VREG LDO	V _{VREG}			3.45		V	
Internal AVREG LDO	V _{AVREG}			3.40		V	
FB Input Pin							
FB input bias current	I _{FB_IN}	V _{FB} = 1.25 V		TBD	TBD	nA	
Power Good							
PGD Assert Threshold	PGD _{th_hi_R}	V _{FB} rising		90		% of V _{FB}	
	PGD _{th_hi_F}	V _{FB} falling		110			
DCD De coost Threehold	PGD _{th_lo_R}	V _{FB} rising		115			
PGD De-assert Threshold	PGD _{th_lo_F}	V _{FB} falling		85			
PGD Startup Delay	PGD _{TD}	V _{FB} rising		40		% of t _{SS}	
PGD Assert Delay	PGD _{ATD}	V _{FB} rising		8		μS	
PGD De-assert Delay	PGD _{DTD}	V _{FB} falling		2		μS	
PGD Low Drive	V_{OL_PGD}	I _{PGD} = 10 mA; EN > V _{EN_UVLO}			0.4	V	
PGD High Leakage	I _{LK_PGD}	V _{PGD} = 3.3 V			3	μА	

Notes:

1) Parameter is guaranteed by design and characterization and is not tested in production.

Functional Description

General

The SZDL3105 is a high-performance point of load DC/DC converter. While operating in constant conduction mode (CCM), the controller uses a constant-on-time architecture that compensates for input and output variations to keep the switching frequency relatively constant. Automatic switch-over to discontinuous conduction mode (DCM) improves efficiency under extended light-load operation.

Protection features include an externally adjustable undervoltage lockout (UVLO) via the threshold sensitive EN pin, integrated over-temperature (OTP), output overcurrent (OCP), as well as output under-voltage (UVP).

Initialization and EN Pin Operation

With the EN pin held below its shutdown threshold, the device is disabled and held in a low power mode designed to preserve energy. The internal circuitry is initialized once the SZDL3105 has sufficient bias for the internal LDOs to be functional (AVIN > ~4.5 V), and the EN pin is higher than its shutdown threshold (EN > V_{EN_SDH}). Various operating parameters are set during the initialization, and the part is readied for switching operation. The sequence may last ~1.3 ms and could be immaterial to the operation of the circuit should EN take longer to transition between its shutdown and UVLO thresholds. Should the EN pin transition swiftly from the shutdown disabled state to UVLO enabled state, switching operation is delayed by this initialization phase of the device's operation.

Following initialization, once the EN pin voltage exceeds its UVLO threshold, the device immediately begins switching operation, ramping up the output voltage in a linear, controlled fashion. A subsequent EN crossing above the UVLO threshold following a successful startup sequence results in switching operation being delayed by ~1 ms.

An input supply UVLO can be implemented above AVIN's minimum operating voltage using a resistor divider and the controller EN pin's UVLO threshold.

Startup

Following initialization and with all other conditions for operation met, the SZDL3105 commences switching operation and output voltage ramp-up (soft-start). Switching operation commences with sixty-four 50 ns, ~1.1 MHz lower switch ON cycles, designed to ensure the

BOOT capacitor is fully charged up. The first 32 of these cycles are softer, reduced dV/dt cycles. Following the BOOT capacitor charging period, startup operation continues as dictated by the circuit settings and operating conditions.

The SZDL3105 can start up into a pre-biased output ($V_{OUT} > 0$). The output (PH) remains tri-stated until the reference exceeds the FB voltage, at which point CCM switching is initiated. Exceptions to tri-state are 50ns BOOT refresh lower switch ON cycles, generated every ~20 μ s.

Soft-Start Time Selection, Forced CCM Operation

The output voltage ramp-up (soft-start) time is set by an external resistor connected between the RC0 pin and AGND, R_{RC0} . Once the SZDL3105 exits quiescent state, internal circuitry 'reads' the value of this resistor and internally sets the soft-start period, as detailed in Table 1. Select the indicated RC0 resistor value that matches the desired soft-start period. This operating parameter, once set, is latched until the device loses its bias supply (AVIN) or is otherwise disabled to a shutdown state (EN < V_{EN_SDH}). One percent accuracy or better resistors (E96 series) should be used.

At any time while the device is operational, outside of the initialization phase, bringing the RC0 pin potential to ground ($<\sim$ 50 mV) forces the circuit into CCM operation.




Table 1: Soft-Start Time Resistor Values-RC0 Pin

Switching Operation, Auto-DCM and Ultrasonic Limit

The SZDL3105 ramps up the output voltage operating in CCM. Following the output soft-start period and anytime during normal operation, the device will switch into DCM after 64 consecutive switching cycles of the inductor ripple crossing into the negative domain. DCM operation switching frequency is determined by the load magnitude and other circuit parameters (V_{IN}, V_{OUT}, L_{OUT}, etc.). Operation in DCM improves the circuit's light load efficiency. DCM entry is not possible should the lower FET conduction time be shorter than the negative current sensing blanking time.

While in DCM operation, the switching frequency is bound by a ~50 kHz lower limit (ultra-sonic operation). This lower limit ensures the BOOT capacitor can be periodically refreshed and prevents possible audible emissions from the circuit elements. A DCM cycle features an upper switch ON pulse larger than the corresponding CCM duration, followed by a lower switch ON period, terminated when the inductor current crosses below 0 A. An ultrasonic DCM cycle begins with a brief lower switch ON period designed to refresh the BOOT capacitor, followed by the DCM cycle described above. A DCM cycle is triggered either by the error amplifier output or forced by the ultrasonic timeout generator.

Over-Current, Under-Voltage, Over-Voltage and Over-Temperature Protection

The SZDL3105 features a comprehensive list of protection features. Output Under-Voltage (UV) protection is based upon the output voltage level sensed at the FB node. Over-Current (OC) is implemented by sensing the low-side power switch current (PH node voltage drop) at the end of its conduction period. Input Over-Voltage (OV) senses the input voltage at the AVIN pins.

OC protection prevents another high side power switch ON pulse while the sensed current is above the over-current threshold (I_{LIM}). The result is a cycle-by-cycle inductor valley current limit. The actual converter average output current in this mode of operation is dependent on the amount of ripple current. If the inductor current does not decay to a level below the over-current threshold before the modulator calls for another high-side pulse, the start of the high side switch ON-time is delayed, resulting in an output current smaller than the load current. Should the converter not be able to deliver the full load current, its output voltage will begin to sag below the regulation

setpoint. If the output voltage falls to the under-voltage threshold (V_{UVP}), or when 16 consecutive cycles of over-current are detected, an OC fault is asserted, and PGD is de-asserted.

OC protection is also implemented for the negative inductor current domain. Should the output tend to rise above the regulated setpoint, the SZDL3105 will attempt to correct the deviation, by sinking current from the output. Circuit response to such a situation is dependent on the operating mode, whether in DCM or CCM operation, when the deviation is detected. In DCM operation, if the output voltage rises above the regulation setpoint, the circuit remains in ultra-sonic mode, but the effective duty cycle decreases, sinking current from the output up to the negative inductor valley threshold. Similarly, while in CCM operation, the circuit also operates as a boost converter, sinking current from the output up to the negative valley threshold and boosting the input. The negative current operation is limited by a cycle-by-cycle negative OCP threshold of ~60 % of the positive inductor current OCP limit. Negative current sensing is blanked for the first ~100 ns of the lower FET conduction period.

Output UV is asserted following a $\sim 8~\mu s$ delay from threshold cross. Output UV condition is ignored while PGOOD reporting is not active (see Power Good Operation). Input OV is asserted upon VIN exceeding $V_{\text{AVIN_OVP}}$ and de-asserted upon it falling below the level determined by $V_{\text{AVIN_OVPhys}}$. Circuit operation is immediately suspended upon reaching Over-Temperature (OT) threshold (T_{SD}) and allowed to resume as it clears the temperature hysteresis (T_{HYS}). Upon the assertion of any (OC, UV, OV, OT) fault condition, the inductor current is first returned to 0, then the output (PH) is tri-stated.

Should all conditions for operation still be met upon clearing a particular fault, the SZDL3105 resumes operation, attempting an output soft-start after expiration of the applicable hiccup interval.

Power Good (PGOOD) Operation

The PGD pin monitors and reports the controlled output voltage status, as sensed at the FB pin. Following an initial output voltage soft-start period, PGD reporting is delayed by a time interval ~40 % of the soft-start interval, tss. Additionally, to prevent chatter, every assertion of PGD is blanked by PGD_{ATD} time duration and every de-assertion by PGD_{DTD} time duration. PGD signal is de-asserted



immediately following the onset of a fault and re-asserted again following a successful output voltage soft-start.

Integrated Bias LDOs Operation

The SZDL3105 features two dual-input low drop-out linear regulators (LDOs). One is designed to power the analog circuitry (AVREG), while the other is powering the power stage drivers (VREG). Both LDOs derive their output from AVIN, switching over to VOUT when its amplitude exceeds 4.5 V.

Operation with USB-PD and QC Controllers

The SZDL3105B can be used to supply the VBUS voltage rail for USB charging ports or hubs. It can interface directly with a selection of different USB-PD controllers and other fast charging devices. Some of such compatible devices are listed below, though many others may be available for pairing.

USB-PD controllers:

- Weltrend WT6633P
- o Cypress CCG3PA

Fast Charging Devices:

Power Integrations CHY100 – CHY103

The SZDL3105B uses its internal FB resistor divider (refer to Figures 3 and 4) to ramp up the output voltage and provide bias to the USB controller. The SZDL3105B disconnects its internal divider when the output voltage exceeds ~4 V, ceding control of the DC output voltage level to the external feedback divider, either discrete or embedded inside the USB controller.




Figure 4. SZDL3105B Internal Divider Switch Timing Detail

The SZDL3105A requires an external resistor divider for setting the DC output voltage at all times.

Layout Considerations

Switch-mode DC/DC converters owe their popularity in good part to their efficient operation. Which is primarily affected by their switching speed, defined as the speed of current commutation between the power switches involved



in its operation. This way, an optimal layout manages the challenges associated with fast current/voltage transitions

Figure 5. Example PCB Layout – Top Side Placement and Routing

while providing adequate power/heat dissipation into the surrounding environment.

magnetic coupling between these conductors helps control noise propagation. In a complementary fashion, a circuit node whose potential changes rapidly effects a proportional change in the electric field it generates. Sudden change in potential can propagate capacitively into receptive surrounding circuit nodes, so minimizing the capacitive parasitic circuit elements between such nodes is highly desirable.




Figure 6. Layout Considerations

In general, the physical implementation of circuit yields both sources of noise, as well as receptors for the generated noise. The goal is to primarily minimize sources' amplitude, or ability to generate noise, and also minimize the pick-up of noise by sensitive receptors. Transmission of switching noise can also be mitigated by reducing the coupling between sources and receptors, which should be a closely ranked secondary goal.


A current being switched at a fast rate of change generates proportional voltage spikes across inductive circuit elements and magnetic field changes in the conductors carrying the commutated current. Minimizing the inductance in the path of commutated current and

Figure 4 highlights typical circuit nodes that can be identified as sources or receptors of switching noise. Note that capacitor banks are illustrated by a single component, for simplicity and ease of comprehension. Utilize the following guidelines when laying out a printed circuit board employing an SZDL3105 device:

- For lowest inductance connections to ground, dedicate the second PCB layer to this circuit node and perform all connections to it using the shortest available path, typically a via placed in or near the respective component terminal pad
- Optionally, create a pad under the SZDL3105's package, similar to that shown in Figure 5.

Connect adjacent device ground pins (GND, AGND) and the pad itself to the ground plane using multiple solder resist covered vias under the package. While the pad is optional, numerous vias placed as close as practicable to the respective device pads, connecting them to the GND plane are recommended. A very low GND connection impedance is optimal for the proper operation of the circuit

- generated heat to planes/islands on other layers and reduce the interconnect parasitics
- In a typical 4-layer implementation, to minimize PH node local capacitive coupling to the ground (typically 2nd layer in the stack-up), carve out an identical island in the second layer pour
- The sensitive, small signal, high impedance nodes (FB, EN) are routed away from the power



- Fan out the PH, PGND, and VIN peripheral device pads to wide top layer islands to improve heat transfer and reduce the interconnect parasitics to power path decoupling capacitors
- Place power path decoupling as close as practicable to the device's power pins, smallest (least inductive) packages closest to the device
- Use a few vias placed on the PH, VIN and PGND islands, close to the device, to help conduct the

switching connections, using shortest, optimizedlength connections. These sensitive traces do not share or overlap any of the power conduction paths

If (micro) vias-in-pad are feasible, they can greatly reduce the device's thermal impedance, more so if using copper filled and plated vias. Where via usage is concerned, use smaller, more densely packed vias, rather than fewer, larger ones. This leads to better copper utilization, reducing effective inductance and local current density in the copper of the penetrated layers.



Application Design Guide

This design guide is intended to provide a high-level overview of some of the steps necessary to create a complete DC/DC converter circuit. Various aspects are covered individually and in the context of listed assumptions.

Selection of Bypass/Decoupling Capacitors

The input bypass capacitors must provide an adequately low impedance at high frequency between the VIN and the PGND pads. Use a small form factor, small value capacitor as close as possible to the VIN and PGND pins. A 100 nF to 1 μF capacitor in a 0402 (up to 0603) package is ideal for this. Located next to this small form factor decoupling capacitor, provide enough bulk capacitance to meet the input RMS current at full output load.

$$I_{IN(RMS)} = \sqrt{I_{OUT}^2 \cdot (D - D^2) + I_{L,P-P}^2 \cdot \frac{D}{12}}$$
 (1)

Where:

- I_{OUT} is the full output load
- I_{L,P-P} is the inductor peak-peak ripple
- D is the PWM duty cycle

For designs where the output voltage can vary over a wide range, pick the worst-case situation, which value can be approximated as 50 % of lout, occurring at D = 0.5 (50%). Figure 6 offers a graphical option to approximating the input RMS current for a selection of output inductor ripple values over the full range of PWM duty cycle. Should the application ever have to actively slew down the output, check the ability of the input supply to sink current. If the input supply is unable to sink the input current caused by the boost operation of the circuit, additional input bulk capacitance may be required to absorb the charge transferred from the output of the circuit and limit the input-side voltage rise to a safe level.

Ceramic bulk capacitor technology is recommended for the input RMS bypass. Select components with X5R, X7R, similar or better dielectric and consider the voltage rating to avoid excessive capacitance loss due to DC bias. Where required, Electrolytic or polymer capacitor/s with suitably low ESR/ESL can be used to supplant or replace the bulk ceramic components.




Figure 7: Input RMS Current

Each of the AVIN, AVREG, and VREG pins of the SZDL3105 device should be decoupled with at least 1 μ F of effective ceramic capacitance in small form factor, placed as close as practicable to the respective pins of the device. Select appropriate dielectric and voltage rating capacitors, paying attention to DC bias derating.

Selection of Output Inductor

The output inductor should be chosen so that the ripple current is not excessive and so that the desired output current will not cause overheating or core saturation. Typically, the amount of ripple current is chosen in the 20 % to 40 % of the full load current. The required inductance is:

$$L = \frac{V_{OUT}}{V_{IN}} \times \frac{V_{IN} - V_{OUT}}{F_{SW} \times I_{P-P}}$$
 (2)

Where:

- V_{OUT} is the output voltage
- V_{IN} is the input voltage
- Fsw is the switching frequency
- I_{P-P} is the peak to peak inductor ripple

In situations where the input or the output voltages can vary during operation of the circuit, take into consideration the worst-case situations.

Selection of Output Capacitors

The output capacitors filter the PWM converter output, absorbing the output inductor ripple current. They also buffer load transients, providing charge following load application, while the inductor current is ramping up, or

absorbing output inductor stored energy following load removal. Multi-layer ceramic capacitors (MLCCs) are recommended to fulfill this purpose - their size and volumetric efficiency are a good match for the typical implementation utilizing an SZDL3105. Surface-mount MLCCs have, typically, low equivalent series resistance and inductance (ESR, ESL) relative to their capacitance. The effects of ESR and ESL have been ignored by simplifying the calculations. Given the broad applicability of the SZDL3105 device, take into consideration all the following constraints and select appropriate capacitance that meets all the applicable calculated minimums, taking into account component, bias, and environmental variables.

Should the output voltage ripple (output inductor current induced) need to be contained within given limits, use Equation (3) to approximate the required output capacitance to meet this requirement.

$$C_{OUT_min} = \frac{V_{OUT} - \frac{V_{OUT}^2}{V_{IN}}}{8 \cdot F_{SW}^2 \cdot L_{OUT} \cdot V_{OUT_rpl}}$$
(3)

Where:

- Vout rol is the output voltage ripple target
- Lout is the output filter inductance
- V_{OUT} is the DC output voltage setpoint
- V_{IN} is the converter input voltage

If the converter powers a highly dynamic load, the load apply and load remove events are likely to lead to much higher amplitude, temporary output deviations from the DC setpoint. Immediately following a sudden load increase, the output sags, as the load increase energy is delivered from the charge stored in the output capacitors. The resulting negative excursion is sensed by the PWM controller, which in turn increases the duty cycle, ramping up the current in the inductor to compensate for the load increase and to replace the lost output charge. As equilibrium is reached, the PWM duty cycle is ramped back to the DC operating point. The delay through the feedback loop is dependent on several of variables and not easily quantified for general purpose use inside a mathematical equation. An empirical time delay is used in place of a loop response time. While the response time can be optimized for a set of operating conditions, a wide-output application, such as USB-PD, where the PWM duty cycle can vary over a wide range, the response time will also vary in proportionality to the duty cycle. Use Equation (4) to

estimate minimum output capacitance for a given load application output deviation.

$$C_{OUT_min} = \frac{N \cdot I_{OUT_step}}{2 \cdot F_{SW} \cdot V_{OUT_uv}}$$
 (4)

Where:

- V_{OUT_uv} is the allowed output voltage sag
- I_{OUT_step} is the load step magnitude
- Fsw is the converter switching frequency
- N is the empirical variable (~3 for D = 20 %, up to ~13 for D = 85 %)

For the case of a fast load removal, the inductor current previously sunk by the output load is absorbed by the output capacitor bank. In a complementary fashion to load application, the increase in output voltage is sensed by the PWM controller, which in turn reduces the duty cycle. The inductor current is driven slightly negative, removing excess output charge and restoring the DC setpoint. Assuming instantaneous load removal and controller immediately driving the duty cycle to 0, Equation (5) can be used to calculate the necessary output capacitance to absorb the inductor stored energy.

$$C_{OUT_min} = \frac{L \cdot \left(I_{OUT_high}^2 - I_{OUT_low}^2\right)}{2 \cdot V_{OUT} \cdot V_{OUT_ov}} \tag{5}$$

Where:

- I_{OUT_high} is the load value before step down
- I_{OUT_low} is the load value at the end of step down
- V_{OUT_ov} is the allowed output voltage rise

Use the offered guidance to establish a 'floor' for the minimum output capacitance required. Finite component parasitics (ESR, ESL), including printed circuit board contributions, along with PWM controller architecture and feedback control design, can all affect the results and require additional decoupling.

Setting the Output Voltage

The output voltage is set via a resistor divider, part of the feedback compensation network connected to the feedback (FB) pin - refer to Figure 7. Choose R4 in a range of $5 \text{ k}\Omega$ to $50 \text{ k}\Omega$, then use Equation (6) to calculate the value of R1 that yields the desired output voltage.

$$R1 = R4 \cdot \frac{V_{OUT} - V_{REF}}{V_{REF}} \tag{6}$$



Where:

- V_{REF} is the device reference voltage (~1.25 V)
- V_{OUT} is the desired output voltage
- R4 is a user-chosen resistance value

Closed-Loop Frequency Compensation

The typical SZDL3105 application is likely to employ a relatively small output filter, comprised mostly of ceramic capacitors. Given the ceramics' low equivalent series resistance, the filter requires more frequency compensation network design flexibility, prompting the need for user-adjustable external components. Figure 7 exemplifies a typical type-3 network used for this purpose.




Figure 8: Type-3 Compensation Feedback Network

The circuit's closed loop operation can be represented by a couple of functional blocks: the modulator and the feedback network. The modulator is comprised by the PWM signal generation circuitry, power stage, and output filter. The feedback network is made up of the components shown in Figure 7. These blocks regulate the output voltage and provide stable operation in response to input, output, and load changes while working in tandem. Equations (7) through (10) describe the frequency response of the system while operating in CCM.

$$G_{CL}(\mathbf{f}) = G_{MOD}(\mathbf{f}) \cdot G_{FB}(\mathbf{f}) \tag{7}$$

$$G_{MOD}(f) = 14$$

$$\cdot \frac{1 + s(f) \cdot ESR \cdot C_{OUT}}{1 + s(f) \cdot (ESR + DCR) \cdot C_{OUT} + s^2(f) \cdot L_{OUT} \cdot C_{OUT}}$$
(8)

$$\mathbf{s}(\mathbf{f}) = \mathbf{2} \cdot \mathbf{\pi} \cdot \mathbf{f} \cdot \mathbf{j} \tag{10}$$

Where:

- GCL, GMOD, GFB are the closed-loop, modulator and feedback gains, respectively
- C_{OUT} and ESR are the output capacitor bank's total capacitance and ESR
- LOUT and DCR are the output of inductor's inductance and DC resistance
- G₀ is the transconductance error amplifier's DC gain, typically 1000 (1e3)
- r₀ is the transconductance error amplifier's output resistance, typically 10MΩ (1e7)
- R1, R2, R3, R4, C1, C2, C3 are the feedback network components, as shown in Figure 7

The output filter shapes the modulator frequency response with a double-pole break frequency at F_{LC} and a zero at F_{CE} .

$$F_{LC} = \frac{1}{2 \cdot \pi \cdot \sqrt{L_{OUT} \cdot C_{OUT}}} \tag{11}$$

$$F_{CE} = \frac{1}{2 \cdot \pi \cdot C_{OUT} \cdot ESR} \tag{12}$$

The recommended typical loop compensation design for a general purpose or POL applications should aim for a closed-loop bandwidth (cross-over frequency, Fco, where Fco > FLC) user-selected in the 10 kHz to 50 kHz range. For best results in USB-PD/QC, or similar applications, the recommended closed-loop bandwidth should be 10 kHz. C3 and R3 components can be omitted from the design (connect C2 to V_{OUT}), allowing the feedback response to roll off at very high frequencies with the natural response of the error amplifier.

With R1 and R4 already calculated from setting the output voltage, calculate R2, C1, and C2 according to Equations (13) through (15).

$$R2 = \frac{F_{co} \cdot R1 \cdot 1.5}{14 \cdot F_{LC}} \tag{13}$$

$$C1 = \frac{1}{2 \cdot \pi \cdot R2 \cdot 0.1 \cdot F_{LC}} \tag{14}$$

$$C2 = \frac{1}{2 \cdot \pi \cdot R1 \cdot [0.3 \cdot (F_{CO} - F_{LC}) + F_{LC}]}$$
 (15)

It is recommended that a mathematical model or a simulation tool be used to visualize the feedback network design prior to implementation, to verify the response meets the intended design goals.

DCM operation response does not adhere as closely to the previously described mathematical loop response. Nonetheless, operation in DCM is stable and commensurate with CCM performance.



Typical Application Diagrams




Figure 9: Typical Schematic with a WT6633P PD Controller






Figure 10 Typical Schematic with Cypress CYPD3175 PD Controller






Figure 11 Typical Schematic with a CHY103 Quick Charge Controller



Product Ordering Information

Part Number	Package	Description
SZDL3105A-AQXC	QFN (4 mm x 4 mm)	Wide Voltage, USB-PD Buck Converter; no internal FB divider
SZDL3105B-AQXC	QFN (4 mm x 4 mm)	Wide Voltage, USB-PD Buck Converter; with internal FB divider at power up

Product Image




Figure 12: SZDL3105A/B Product Image

Package Dimensions

NOTE

- 1. Dimensioning and tolerancing conform to ASME Y14.5-2009
- 2. All dimensions are in millimeters (mm). Angles in degrees.
- 3. Unilateral coplanarity zone applies to the exposed pads as well as the terminals
- 4. Warpage shall not exceed 0.08mm




Figure 13: Package Dimensions

Bottom Side Pad Dimensions




Figure 14: Top View - Pad Dimensions

Revision History

Revision	Date	Author	Note
1.0	01/06/2020	TW	Initial target release.
2.0	04/27/2021	BD/TW	Updated EC section, package info, new content
3.0	05/26/2021	BD	Updated package outline drawings



Silanna Semiconductor Proprietary and Confidential
Information furnished by Silanna Semiconductor is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Silanna Semiconductor makes no
representation that the interconnection of its circuits as described herein will not infringe on
existing patents rights.